Computational Management of an H.264 Encoder

نویسندگان

  • Chaminda Sampath Kannangara
  • Iain Richardson
  • Tony Miller
چکیده

A complexity management approach is proposed for an H.264 encoder running in a processor/power constrained environment. The objective is to maintain smooth video frame rate whilst ensuring that the frame quality is not degraded unacceptably. Subjective results show that the managed complexity encoder outperforms the normal encoder (where frames are dropped when processing power is limited) consistently.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Computational Control of an H.264 Encoder through Lagrangian Cost Function Estimation

A complexity control algorithm for an H.264 encoder is proposed. Computational savings are achieved by early prediction of skipped macroblocks prior to motion estimation through estimating a Lagrangian ratedistortion-complexity cost function. A feedback control algorithm ensures that the encoder maintains a predefined target computational complexity. Simulation results demonstrate that the algo...

متن کامل

Fast Intra Mode Decision Using DCT Coefficient Distribution in H.264/AVC

The rate-distortion optimization (RDO) method in the H.264/AVC encoder is an informative technology that improves the coding efficiency, but increases the computational complexity. In this letter, a fast Intra mode decision algorithm using DCT (Discrete Cosine Transform) coefficients distribution is proposed to reduce the H.264 encoder complexity. The proposed method reduces the encoder complex...

متن کامل

Fast Macroblock Mode Determination to Reduce H.264 Complexity

The rate-distortion optimization (RDO) method is an informative technology that improves the coding efficiency, but increases the computational complexity, of the H.264 encoder. In this letter, a fast Macroblock mode determination algorithm is proposed to reduce the computational complexity of the H.264 encoder. The proposed method reduces the encoder complexity by 55%, while maintaining the sa...

متن کامل

FPGA Implementation of Dynamic Energy Efficient Memory Controller for a H.264/AVC Application

Improvement in high speed DSP applications can be done by integrating computational power with effective memory management. Bandwidth and latency of operation in memory system is rigidly dependent on data accesses. DSP applications such as multimedia require exhaustive streaming at high speed buses. The energy consumption is the key element which will be the focus of research in VLSI and Embedd...

متن کامل

H.264 implementation on SIMD VLIW cores

This paper describes an optimized implementation of the H.264 baseline profile encoder on the ST240 processor. The H.264 Video Coding standard offers high compression efficiency, but also requires very high computational complexity. Therefore, strongly optimized solutions are needed in order to achieve the real-time performance, especially on low-power DSPs. The here presented implementation is...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006